Skip to content
v0.10.13
- Fix support of BigInt in 'is' statments
- Fix verilog shift bitwidth
- Better sensitivity list in VHDL and Verilog when switch statments are emited
- fromGray is now compatible with Verilator
- Better FMax for AXI4 interconnect libraries