v0.7.5

charles.papon.90@gmail.com

b732b8f4 · randBoot on ram now initialize all bits to one · Jun 11, 2016

Fix Verilog always blocks that use asyncronous signal as input data when a reset occure.