Skip to content
Verilog backend is now production ready
Introduction of FSM syntax (spinal.lib.fsm)