Skip to content
v1.2.1

- Add setAsReg / setAsComb / purify into Data class
- make is() require one parameter at least, syntactically
- Better Verilog switch case